Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am using ISE Design Suite 14.5 to try and synthesize a design and I keep getting the following errors while simulation behavioral model
Code:
module genvarexaplecode(a,b,y
);
input [3:0]a,b;
integer mem[0:3][0:3];
output [1:0]y;
genvar i,j;
generate
for (i=0; i<4; i=i+1)...
I am using ISE Design Suite 14.5 to try and synthesize a design and I keep getting the following errors when trying to use a generate block
module genvar(x,y,z
);
parameter n = 4;
input [n-1:0]x,y;
output [n-1:0]z;
genvar i;
generate
for (i=0; i<n; i=i+1)
begin
xor g1(z1(i),x(i),y(i));
end...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
