Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello everybody,
I have a problem when use VCS from Sysnopsys.
When I compile a verilog file: vcs -R -debug_all mndf.v +v2k -full64
But I can not run ./simv. I tried and error as below:
--- Stack trace follows:
Dumping VCS Annotated Stack:
#0 0x000015554e279f16 in waitpid () from...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
