Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by nitin kala

  1. N

    Documents about Clock Tree Synthesis

    Hi All, Can anyone share anything related to automatic HTree clock tree build up in encounter. If not HTree, any custom clock tree sample will work. Thanks and Regards, Nitin
  2. N

    does anyone know how to implement global clock gating?

    Hi All, Does anyone know how to implement HTree in encounter automatically. Please share any useful doc if possible. Thanks and Regards, Nitin
  3. N

    Robust clock tree design

    Hi All, Can anyone share how to build HTree custom clock tree automaticaly in encounter. Thanks and Regards, Nitin
  4. N

    About Clock Tree Synthesis

    It depends on your design clocks frequency.
  5. N

    Setting Width for D Flip Flop

    Are you doing it at transistor level? Such infos are provided by foundries in their netlists. You can design it using stdcells also.
  6. N

    need guidance

    Tool is only for assistance. Concentrate on basics. People like you have designed such tools.
  7. N

    What is the difference between Front End and Back End in Digital Deisgn??

    Probably synthesis lies somewhere in between rtl design team and backend team.
  8. N

    What does Characterization work involve in STD cell Library Development?

    Cap, timing arcs and power values
  9. N

    Formula for "Drive Strength" of a standard cell

    Drive strength is decided by the amount of current this cell can throw at load to see logical voltage levels. For example, if buf1x gives x delay for c load then buf2x gives same x delay for 2c load. Basicaly it depends on the internal cells sizes used for the design.
  10. N

    Clock Tree Synthesis - CTS

    Hi All, Please share any scripts for h-tree manual Clock tree synthesis technique. Thanks, Nitin
  11. N

    Documents about Clock Tree Synthesis

    Hi All, Can anyone upload good scripts for manual H-tree Clock tree synthesis ? Thanks, Nitin
  12. N

    Need documents about Clock Tree Synthesis

    Hi, Can anyone send good scripts for manual H-tree clock tree synthesis ? Thanks, Nitin
  13. N

    H-tree CTS

    Hi All, Please tell how to do manual H-tree Clock Tree Synthesis. If possible, please share the scripts and useful documents as well. Thanks, Nitin
  14. N

    Manual Clock Tree Synthesis

    Hi All, Please tell how to do manual H-tree Clock Tree Synthesis. If possible, please share the scripts and useful documents as well. Thanks, Nitin
  15. N

    [SOLVED] floorplan effective techniques

    You can find current limits for metal layers in DRM documents.
See more

Part and Inventory Search

Back
Top