Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
you have missed begin/end in else block
else if(counter==2)
begin
clkout3<=1;
clkout4<=1;
clkout5<=1;
end
else
begin // This is not there
clkout3<=0;
clkout4<=0;
clkout5<=0;
end // This is not there...
Re: RTL question
Ok say if there is combo and one clock or say two clocks, then I can use all the signals changing on a particular clock in one always block and all the combo logic in another always block. I think there should be no problem in that.
always @ (posedge clk1)...
Re: RTL question
u can see in the question the first statement itself its written that it is a synchronous always block. so how does ur always block get triggered with variation in signals other than clock. when u r using a single always block or multiple always block with the same triggering...
Re: RTL question
For RTL it doesn't matter if u use a single always block or multiple always blocks, because the synthesized circuit in both the cases will be the same.
Thanks,
Nithin
Re: RTL question
Using multiple always blocks slows down simulation, because for each always block the event queue is triggered which causes simulation to slow.If u use a single always block the event queue is triggered only once which helps in the simulation to speed up. O.K as far as...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
