Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am designing a VCO with operating frequency of 1.6GHz. Across PVT I have got the current number as well as KICO number.
Can you please help me out in deciding the KVCO number? What is the right approach to decide the KVCO number?
What is the utility of calculating the KICO?
Hi all,
In three stage ring VCO, we feed the current by single current source to all inverter/delay cell. Can we feed each inverter/dela stage with separate current source? What will be theh effect? Thanks in advance.
The voltage at node P falls at the crossings of VX and VY if M1 and M2 do not enter the triode region at any point. On the other hand, if each transistor enters the deep triode region in a half cycle, then VP is low most of the time and rises at the crossings at VX and VY .
My question is that...
Hi all,
I have to do noise simulation of DAC+VCO. So I am doing Pss-Pnoise simulation. For DAC, there is witch capacitor circuit, and input of the DAC are clock signal and trim bit (according to which DAC output voltage get set). According to the DAC output voltage VCO gives a output frequency...
Hi all,
I have to design CML to CMOS converter. Any useful link/paper?
Already I have googeled and read about it. Need good paper/ link which describes functionality etc
Hi all,
In fully differential ring oscillator , I ma using the delay cell as shown in attached image.
In this the top two mosfets will be in the triode region so that by varying the vcontrol we can vary the resistance. The MOS at the bottom, which is acting as constant current source should be...
Hi,
apart from it, any other advantage. What I know is that capacitor prevents the fluctuation in the ring top voltage which reduce the jitter in the output.
Hi all,
As we know in FF and FS (corner notation), first letter corresponds to the NMOS device while the second with PMOS device.
While characterizing only NMOS device, I found that Id vs Vds plot is different for FF and FS while it should be same because in both corners the NMOS is Fast only...
Hi all,
How to design the differential to single ended VCO buffer. What constrains should be taken care. How the sizing of the MOSFETS should be done. Circuit diagram is attached.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
