Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
As I understand, power-ground Cdecap has any effect if Power to ground voltage is changing: current from supply flows to recharge Cdecap. IBIS 5.0 structures (both isso_pu/pd and composite current) are extracted for steady state points, when power to ground voltage is constant, so Cdecap is...
I have to develop IBIS models and correlate them against spice, with non-ideal power network. As far as IBIS models do not pick up any data about Cdecap, I would like to add it directly. But first of all I need to extract it from spice netlist. Hence my question.
Hi All,
I need to measure intrinsic decap value between Vdd and Vss (power and ground) of IO cell through spice simulaiton.
So I perform ac analysis for the following two circuits:
Then calculate Cdecap = Cref*imag(V0)/imag(Vref).
Is it correct way do measure decap? If not then how should...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
