Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Had just a quick question about a VHDL testbench I made. I am testing a full adder (a,b,c_in are my inputs) and wanted to simply test from (0,0,0 to 1,1,1) as to get all possible combinations of inputs. The reason for this project is just a simple start at vhdl/coding in general.
Anyway my...
Hi I am trying to teach myself VHDL and I just started going through a book and came across a first example to try. The example is a full adder and I have the code finished and compiled with no errors I just cannot figure out how to simulate it (particularly I do not know how to set a,b,c_in...
Sure I cant post links yet so this is just a filler
---------- Post added at 21:27 ---------- Previous post was at 21:23 ----------
So I found this article on the internet **broken link removed** towards the bottom it talks about a "P-substrate contact" where a P-select region is attached to...
Hello all! I have a really basic(well seems that way at least) question that I can just not figure out.
In one of my classes we are doing a simple lab to get familiar with a layout program where we create an inverter.
My question is this what exactly is the need for the P-substrate contact...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.