Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
ic fabrication in 2009
thanks 4 d reply
what all things will they consider for taking the decision?
will it affect the life time of the chip?
can you suggest some documents regarding this?
hi ,
i tried to export cdl from a schematic.
but the cdl is not showing correct model names like nmos,pmos etc.
It is showing N,P .
where have i gone wrong..?
do we need to do some device mapping???
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
