Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello,
I would like to create a model for a FGMOS but I cannot find how. I tried putting a capacitance before a nmos transistor but it doesn't work.
I would like to do a simulation enabling me to view this graph :
**broken link removed**
Can you help me ?
Thank you !
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
