Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by nice_star2008

  1. N

    How to develop a linked list in verilog?

    Re: Linked List in Verilog r Digital???? Hi dear Do you have any code for linked list in verilog? Thanks in advance
  2. N

    the simulation of CSMA unsloted ALOHA in MATLAB

    hi does anyone know that how i can simulate CSMA unsloted ALOHA in MATLAB? thanks
  3. N

    digital calibration of op amp

    hi, u didnt understand my mean !!! plz see the file attached.
  4. N

    digital calibration of op amp

    i want to cancel the bias current & offset current by digitl methods(successive approximation algorithm) in simulink.can any one help me?
  5. N

    Correcting op-amp offset and input bias currents in one step

    bias curent i want to cancel the bias current & offset current by digitl methods(successive approximation algorithm) in simulink.can any one help me?
See more

Part and Inventory Search

Back
Top