Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I forgot to add a few details to my post:
1. I have already began testing with SignalTap, just a different, earlier version of the design (since it was made by someone else, I wanted to "get a sense of it").
2. I am synthesizing with Precision. It is "throwing away" many signals it deems...
Lets forget about question 2 for now, as I have somewhat succeeded with simulation in other ways, even though they were somewhat workarounds and not what I wanted.
Question 1 - does anyone know? This is really important to me as I am almost going to test my design in SignalTap and it's...
Thank you for your answer, but I've read it multiple times and I don't know how to do what you're suggesting.
Remember it all has to be done graphically, which is what makes it harder.
I was really hoping there is some integrated solution by Mentor graphics themselves for this problem.
I can...
Hi,
I have a large design in HDL designer that includes a graphical state machine block and many other blocks. In the design are also lots of internal signals. There are two things I want to do:
1. Use attributes to preserve the current_state and next_state (or just one of them) signals so I...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
