Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
LVS error: psub-stampErrorMult" "psub-StampErrorConnect" "Wel-StampErrorMult"
i am designing a layout of a circuit. when i do the LVS there is an error occurred "psub-stampErrorMult"
"psub-StampErrorConnect"
"Wel-StampErrorMult"
what is the exactly meaning of these error.
how i can remove these...
I am using Cadence for the designing an flipped voltage follower.
I'm a bit stuck understanding what these error messages mean in the DRC checker.
if there is a link where I can find an explanation please let me know, otherwise I'd really appreciate some help understanding the following:
1...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
