Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have found your post and the web link to be useful.i would like to start in beamforming technique.Can you spot any current issue in resource allocation in MIMO-OFDM.
hi,
i am just starting to work in xilinx software, could any one help me with the simple program with explanation for serial and parallel adders? kindly help me.
verilog query
hi frz,
how to create a verilog code, for the equivalent C code
acc=acc+out;
Because of repeated addition of the output out, for each clock cycle we need that code.
Re: frequency range
iam not sure of the area.
i have designed an 128 point FFT module ,and from the synthesis report i got the frequency to be 111 MHZ. I need to compare it with the device frequency.
jigisha sureja
i need to implement a parallel to serial converter,and i implemented it.
the code is below:
module partoser(par_data,clk,data_rdy,ser_out);
input clk,data_rdy;
input [7:0]par_data;
output ser_out;
reg [7:0]par1;
always@(posedge clk)
begin
if(data_rdy)
par1 <=...
Re: multiplier
sorry, i have mistaken it.it is complex multiplier.i used the following code to implement this.
whether we can prescale like this or else we can import some other efficient method 2 implement this?
plz suggest.
module signed_complex(A_R, A_C, B_R, B_C, D_R, D_C);
// D = A * B...
hi frz,
to take FFT,i need to give 4 sequences each of 127 points with each point holding 4 bits.how to give the input?
some starting trouble to write in verilog...plz help.
thx.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
