Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
how can an ldo with 2 feedback loop be ac analyzed?
my LDO has 2 loops, inner and outer.
which one should be broken so that I can perform AC analysis ?
tnx
for two transistors which are in the same situations-same size, same vth, same vg, but different vds voltages, the one which is operating is Saturation region gives more current.
isn't that true?
thank you a lot Nitishn5 for your complete response,
but for a transistor to offer more current, it is necessary to be operating in Saturation region,
what is the reason you said that Linear region is more preferable for higher currents?
thank you Yuvan.
would you please also describe the step by step way to see and check my circuit's frequency response in Cadence?
how can i see the poles and zeros?how can i see that my LDO is suitable for high speed conditions?
thanks again in advance
Dear Specialists,
I'm working on an LDO that has been designed in 0.18um TSMC.
I try to decrease the size of the Pass Transistor while maintaining other specs.
What are the typical sizes of these pass devices for a maximum load current of 300mA or more?
how can i check the stability and phase...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
