Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by nativeda

  1. N

    Perl/TCL/C(++) library for handling verilog code

    verilog tcl You can find some links of perl scripts in the FAQs of comp.lang.verilog. There is also a perl library in www.verilog.net. Hope it is helpful.
  2. N

    What does fabricated with xxGhz process mean?

    I guess "xxGHz" is the cut-off frequency of MOS/BJT device fabricated in this process.
  3. N

    high speed cmos pll(7GHz) in 0.13 cmos tsmc, delay vco

    Re: High speed PLL design Why dont you choose LC tank VCO? Most VCO published in JSSCC whose work range is beyond 3GHz are implemented with LC tanks.
  4. N

    How to start learning analog circuit design

    The theory of signal and systems is required to analysis the circuits behavior, such as stablity, step response. Solid state physics is helpful to understand some phenomena, especially thouse related to the nonlinearity, but it is not necessary.
  5. N

    What are the best LPE tools ?

    Re: The best LPE tools ? "Calibre is the GOLDEN suite", this is what I heard.
  6. N

    What is the best tools to simulate PLL?

    Refer to Cadence's SpectreRF User Guide, Appendix "An Introduction to the PLL library". With the behaviroal model it provided, you can evaluate your design in seconds.

Part and Inventory Search

Back
Top