Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by natg9

  1. N

    Need help with fifo verification

    how to do verification of basic fifo Has anybody come across a specman code for FIFO kindly share it with me i need to use it as a reference model in my verification process thanks natg
  2. N

    SPECMAN CODE TO MAKE A FIFO REFERENCE MODEL

    specman modeling Hi Can anybody of you guide me as to how do i mimic the FIFO in my reference model using Specman Thanks in advance natg9
  3. N

    Required : Book on Assertion

    Hi Ajeetha i have already been through your link also i have seen the pages of the book i am certainly not interested in the training but yes i wish to know more about the book please provide me the details of the book and the price regards natg
  4. N

    Required : Book on Assertion

    Thanks ljxpjpjljx but i m looking for ebooks on SVA and PSL both i have decided on the language help me with some links to relevant material regards natg
  5. N

    Required : Book on Assertion

    psl property specification language Hi all i am looking for some books on System Verilog Assertions and PSL [property specification Language ] kindly post some links to download relevant material and ebooks thanks regards natg
  6. N

    GDSII sample file in ASCII format

    Excellent Link thanks for your reply regards natg
  7. N

    System Verilog Assertions

    verilog assertions Hello all i am new to the world od System Verilog Assertions i request your to contribute material , labs, links for me to learn thanks a lot regards natg
  8. N

    The relation between assertions and Formal Verification

    Re: SVA Hi friends i am looking for some material to study System Verilog Assertions please share if you have any documents thanks in advance regards natg
  9. N

    SVA assertions question

    Hi friends i am looking for some material to study System Verilog Assertions please share if you have any documents thanks in advance regards natg
  10. N

    systemverilog assertions

    Can anybody of u explain what do u mean by verifying RTL without testbenches i am suppose to do a project using SVA Can anybody list the must reads before i start regards natg
  11. N

    help on port mux in detail needed

    Re: HELP ON PORT MUX Ignorance at its extremes :D Well i just came across , so now that u know there is something of this sort kindly help me in gathering some material my friend regards natg
  12. N

    help on port mux in detail needed

    HELP ON PORT MUX Hi Can anybody help me in knowing port mux in detail ? Kindly attach documents for better understanding as well as link for further reference . Regards nat9
  13. N

    GDSII sample file in ASCII format

    Hi Can anybody post a sample GDSII file ASCII format only regards natg
  14. N

    Differnce between Hvt and Lvt cells

    lvt vs. hvt Thanks a lot for all the help can i have your personal mail id ?? i wouldnt bug u regards natg
  15. N

    Differnce between Hvt and Lvt cells

    hvt lvt microelectronics hi Kumar Thanks for your reply it has cleared my doubt to a lot of extent i request you to give me some more inforamtion on it thanks & regards natg
See more

Part and Inventory Search

Back
Top