Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by natalfra

  1. N

    [moved] VHDL of input capture and output compare

    Yes, i know. It's very important for me to receive some suggestions about this 2 codes. As I said one hour ago, I hope that someone will help me.
  2. N

    [moved] VHDL of input capture and output compare

    I searched all the day but I really don't know how to do it, this is the reason why I wrote here, for some help. I hope that someone will help me.
  3. N

    [moved] VHDL of input capture and output compare

    The problem is that the test of the homework is to describe in VHDL code the scheme that I sent to you!
  4. N

    [moved] VHDL of input capture and output compare

    These are the two schemes.
  5. N

    [moved] VHDL of input capture and output compare

    Hi everyone, I have some problems with the VHDL code of INPUT CAPTURE and OUTPUT COMPARE. I did the architecture (logical components) of this two modes but I don't know how to describe them in a simple VHDL code. Can someone help me, please? Thanks
See more

Part and Inventory Search

Back
Top