Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by nalsai

  1. N

    VCD dump for real array

    Hi, I would like to know the options of dumping real arrays using vcs/ncsim Thanks.
  2. N

    Fsdb Reader for verdi

    I am trying to install verdi. My intention is to read fsdb file using verdi , generated by any of the simulators like spectre etc. I didn't find FsdbReader in the directories of the installation path. any inputs will be of great help. Thanks
  3. N

    [SOLVED] VCD dump for real type i.e analog signals

    I know that for reg type vcd captures transition from 0 to 1 or 1 to 0 where as for real type on what basis it dumps the transitions. I mean whats the threshold it considers for dumping.... Any ideas...
  4. N

    What simulator are used for Verilog programming?

    Re: Verilog Help If you are talking about simulator you can use Modelsim,VCS ......
  5. N

    Explanation of the multi cycle path

    Can anyone explain about this in detail .
  6. N

    system validation / silicon validation

    Silicon validation means performing all types of tests on silicon to make sure that it can go for packaging which includes functional tests,manufacturing,current ,voltage measurements. Where as system validation is pre silicon process.
  7. N

    programmable DSP Vs programmable ASICs

    dsp vs asics Can anyone give an idea regarding this?

Part and Inventory Search

Back
Top