Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by najmuus

  1. N

    Hi............. required the solution

    Hi 1.HOW MANY O/P PADS CAN BE SUPPORTED BY PAD RING WITH A 10 LAMBDA WIDE POWER LINE . 2.A CHIP CORE IS 3000LAMBDA X 2500 LAMBDA AND REQUIRES 0.8 amps .IT NEEDS 18 SIGNAL I/P PADS AND 19 O/P PADS . HOW MANY Vdd and Vss PADS ARE REQUIRED ASSUMING A 12 LAMBDA POWER RING ? WILL THE TOTAL CHIP...
  2. N

    i need Kn,Kp values for 90nm cmos process

    i need Kn,Kp values for 90nm cmos process
  3. N

    QPSK modulation book and simulator

    try with matlab
  4. N

    ADC & DAC help needed with device selection

    Re: ADC & DAC u refer Allen HOlberg text book it is good Added after 14 minutes: H.LEE RF design book
  5. N

    rf mixer Lo and RF driver mode ?

    RF transistor should be in triode region.
  6. N

    Inductor value in LNA Design

    1/2Pisqrt(LC) =f. try to take capacitance value unknown and take known inductance.u can have a RLC tuned circuit. R=2Pisqrt(L/C). which tool u r using.
  7. N

    Triode region of NMOS transistor

    HI Vds<Vgs-Vt to maintain a transistor in linear region.W/L also effect current flow .
  8. N

    When can the commercial model for a specific technology be bought?

    Re: Commercial Model contact foundary
  9. N

    How is RAM memory laid out?

    Re: layout CLEARLY QUATE UR QUESTION
  10. N

    Problem with 2-stage flash ADC layout

    Re: ADC Layout problem No it is single ended. From Sample and Hold circuit everything is differetial.
  11. N

    Analog circuit design tool

    Cadence Analog Design Enviroment for IC Orcad for Board
  12. N

    Virtuoso XL Layout Editor

    Hi, I need manual for Virtuoso XL Layout Editor for gpdk_MIET_2.0 tech(0.18um)
  13. N

    required soft copy ANOLOG VLSI BOOK

    HI I AM NAJEEM FROM INDIA. I REQUIRED ANOLOG VLSI --SIGNAL AND INFORMATION PROCESSING BOOK BY .MOHAMMED ISMAIL
  14. N

    Short-channel MOSFETs

    the short chnnel effect will be reduced if we take 3-4 times minimum.but it will not be totally removed. we can take 5-6 times of minimum chaneel length. also.
  15. N

    Minimal channel length in 0.18 um technology

    i have dougt that if i use L=2um in case i am using 0.18um technology that is minimum available poly gate length. is there any thing i am losing. NAJEEM.
See more

Part and Inventory Search

Back
Top