Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by nabilos

  1. N

    Questions related to STIL DFT protocol file

    load_unload procedure To santhosh007 Thank you for your answers I just wanna understand how to interpret the results of the patterns generated by Tetramax, because it's the first time iam using TETRAMAX Procedures { "load_unload" { W "_default_WFT_"; C { "calib_ok"=X; "test_si3"=0...
  2. N

    Questions related to STIL DFT protocol file

    stil conditional statement HELLO ALL These are the line, I got in the protocol file generated by DFT compiler. it has a condition statement in each of the procedures (load_unload, capture, capture_CLK, capture_RST) followed by a vector statement (which does a force_pi, measure_po). In the...

Part and Inventory Search

Back
Top