Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
could you please explain what do you exactly mean by reset integrity and also rail level limits? I am new in this domain and i am not able to comprehend what you meant. I tried to compare the currents at the branch and decide the trigger voltage, but due to the variation of NAT current across...
Hello everyone, I am trying to design a por with supply voltage- 1.08V to 3.6V, supply current- 1u to 2u and trigger voltage- 0.6V to 0.9V. I am using LBC9 in cadence. I have tried many architectures and currently i have designed a por with NAT mos as current reference. I have done the...
I am ramping the supply at 10usec/V for two inputs 1.08V and 3.6V and the trigger point only occurs when both the inputs cross the threshold. i have done the simulation but the output goes to negative voltage of some mV. why is it happening?
I have basically designed a POR circuit with trigger voltage of 0.9V. the values of R0, R1, R2 are taken to set the trigger voltage to a particular voltage and also my supply current requirement is 1-2uA so i have used MOhms of resistors. Could you please elaborate how there is no space for...
I am sorry for my actions. I have designed the circuit for a trigger voltage of 0.7-0.9V and also the supply current should be in the range of 1-2uA, but i have some encountered some doubts.
1.the trigger voltages changes for different input ramp rate. I first applied a rise time for 10usec the...
I have already designed a transistor level design for the same but my supply current ranges from micro to milliamps. So i was basically asking for help. And to answer your part I have done my homework brother and no i have spent 20 days thinking and designing the circuit. So if you cannot help...
need to design a POR circuit with Vdd= 1V-5.5V, supply current= 1-1.5 micro A, trigger voltage= 0.6-0.9V without BGR and 2 input supply ramp, there should be output only when both the inputs cross the trigger point.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
