Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by my_ego

  1. M

    Problem with configuring divided clock that uses flip-flop in CTS

    cts problem Yeah! The FlipFlop method to generate 2,4,6,8... divided clock is the simplest way, also stable. But is there any other better way to do so ? Such as using combinational logic ! Really want to know !!
  2. M

    Problem with configuring divided clock that uses flip-flop in CTS

    clock tree exclude pins Since Astro can't get the clock tree through a FlipFlop, I am trying to replace the FlipFlop with a Mux to get the clock tree. After CTS, I will get the FlipFlop back with ECO. Is there any problem with my solution ? My Astro is the 0309 edition !

Part and Inventory Search

Back
Top