Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In system Verilog , I use DPI to call a function writed by C, but I can't debug C code in simvision . I'm waiting Someone to tell me what next to do, as the following picture, the value of variable "a" do not update every time, it's my firs time to do use DPI interface, waiting your HELP, Thx a...
ur netlist is flattened, but ur sdf is in hierachy format, so, that is where the warning coming out. Try to write out the sdf file after flatten ur netlist,Best regard!
The problem is that when i check out the SDF file which written from Prime Time with a SPEF file. There is no time check for removal && it seems that all the removal check been changed to a hold check in the sdf file.Here is a example:
(CELL
(CELLTYPE "DSN")
(INSTANCE )
(DELAY...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
