Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
This is an interesting idea. Will try that.
But can you tell me how to properly extract L&Q for LG&LS from the .s4p that I talked about? I know how to run sp simulation in cadence but not sure how to extract L&Q.
I tried to plot the imaginary part of Z11&Z33 to extract XL value.. But I found it...
Hello, all.
This is my first post here so I'm sorry if there's any inconvenience.
I'm designing a (very well known) degenerated LNA that contains inductors at both Gate&source of the input core MOS, indicated as LG&LS, respectively.
I did layout both inductors in the virtuoso and used...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
