Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by mubi17

  1. M

    how to copy vxworks on a scsi drive

    We are using a system which is employing VMPC6a KONTRON board. The board is using vxworks on its flash 2. I want to copy it by attaching SCSI drive with the board and then reload on another similar board. I am connected to board using hyper terminal of a normal Pentium PC. If any one can help me...
  2. M

    The output waveforms of 6 bit flash ADC

    can anyone send me the the output waveforms(codes waveforme) of 6 bit flash adc? the output at the end of comparator stage and the end of digital encoder/ i am new to this field and cant find help any where?
  3. M

    What are the suitable times for 1 n sec clock in 0.18u mosfet while designing an ADC?

    what is the suitable times for 1 n sec clock in 0.18u mosfet while designing an ADC? rise time=? fall time=? width of pulse=?
  4. M

    how to convert thermometer to binary code

    i m trying to design a 6 bit cmos flash adc. i m able to generate thermometer code but dont know how to convert them in binary. can anybody mail me the circuit diagram to do it. i m using 0.18u mos
  5. M

    adc quantization levels

    should i reduce the input frequency i.e i m using 9 M Hz or change the value of sample and hold capacitor
  6. M

    adc quantization levels

    quantization adc anand thanks for taking interest, was too busy to check it, will definitly post the circuit. can u please tell me while using a 1 nsec clock with 100psec high time for 6 bit adc design should i get the thermometer codes with a difference of 1 nsec(time scale on x axis, voltage...
  7. M

    sample and hold for adc

    do i need seperate sample and hold for different parallel stages of 6 bit flash adc using 0.18u or only one S/H can take load of all stages
  8. M

    adc quantization levels

    adc+quantization circuit i m trying an already developed system to generate thermometer codes the inputs used by me are clock 1ns with 100psec width 250p rise and fall time for sample and hold ac input is 8.172 Mhz with0.5 Vp-p. the out put of s/h is from 0.4 to 1.35v with 70p capacitor...
  9. M

    adc quantization levels

    quantization level adc the defined range for adc is 1 Vp-p. is there any problem which i could correct
  10. M

    adc quantization levels

    adc input frequency quantization levels i m a beginner in analogue design and trying a 0.18u adc. i have following problems. i am not getting 63 themometer codes for 6 bit adc after quantization while using 1 Vp-p input signal. i m trying an aleady developed circuit with track and hold
See more

Part and Inventory Search

Back
Top