Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm reading the following paper about SNAPBACK
--------------------------------------------------------------------------------------------------------
In the case of positive ESD stress, the VGBNPN
is triggered when the voltage on the collector electrode reaches
the base–collector breakdown...
What are biasing circuits? All circuits involving transistors are called biasing circuits (or) circuits used to generate reference signals like BGR are biassing circuits?
what are the different isolation techniques used to isolate devices with different potential?
like I Know about deep N-well, P-well is used to isolate the devices with different potential.
are they any other techniques in use? for example, 4-NMOS transistors connected in series with their body...
What is the difference between LVS and ERC?
is ERC is part of LVS or it is a separate check?
in Assura, I can see two-run options (Run LVS & Run ERC).
with the help of switch option, I can check antenna error while (I'm assuming it is ERC) running DRC.
What is the difference between LVS and ERC?
is ERC is part of LVS or it is a separate check?
in Assura, I can see two-run options (Run LVS & Run ERC).
with the help of switch option, I can check antenna error while (I'm assuming it is ERC) running DRC.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
