Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I have implemented a duty cycle corrector with analog feedback, I am getting some glitches in my output corrected clock, what may be the reason, ill have provided the paper link on which I implemented. Please help me out.
https://ieeexplore.ieee.org/document/7294695
Thanks,
msp
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
