Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Perfectly fine!!!
But I am a library vendor, Then as a library vendor how will i calculate delay.? Please don't confuse me.
if you know abt seq cells, There is something called BHT i.e worst setup+ worst clock to q. and there is some thing called hold number.
regards,
-Mukesh.
I don't agree with the answer.
hold time is the minimum time, data requires to stay in its present state after the clock changes, so that the data can be latched to the output "q".
My question was,
How to calculate it?
and what does it signifies?
Let me know if you don't agree
Hi all,
What does HOLD number signfies in flipflops.?
and how tro calculate hold number.
it will be helpfull if there is any tool, which does that.
Thanks and regards,
-Mukesh.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
