Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I couldn't find any information except the following link about "low power flow".
https://admin.viewcentral.com/events/uploads/Synopsys/lowpowerflow_fcd.html
Do you have any hints where i can find more information on the tool you have mentioned?
Yes, i have access to the Synopsys DC and Primetime. I should better start learning these tools.
Thanks a lot, helped me very much in desperate times :D
Hello,
This is my first post in this forum and I don't have much experience with design tools. An here is my story why I'm here: At my university I have been working on a project to reduce power dissipation on the interconnect of a chip. Therefore i have designed a CO/DEC circuit at logic level...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
