Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all,
I'm giving a 2d array to a VHDL module.This 2d array is valued in a verilog module. The error that ISE is giving is that the 2d array is assumed a memory and can not be accessed. I've googled the error but there were no answers to this specific case. Please help me on this.
Here's the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.