Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thank you! Though I'm not sure if it will work properly if the integrator is using the same Sampling frequency and input frequency since the integrator should operate in the sigma delta modulator with Oversampling ratio of 512. Different papers always suggest that the closed loop gain is Cs/Cf...
Thank you for your response. However, I'm not aware of the equality of Cs/Cf with Tcl/Ti. Could you suggest any book/reference for that?
Also, how can I make my the integrator time constant smaller without varying the sampling frequency? I was basing my assumptions on the paper by Boser and...
Capacitor Values are Cs = 2 pF and Cf = 4 pF.
When using a sinusoid, the output is a cosine with amplified gain. My only problem is the gain. The signal is being amplified instead of being attenuated to 0.5 of the Input.
Also, both amplifiers used are stable. (Phase Margins are 75 and 40 degrees)
Shown is the test circuit for a switched capacitor circuit. From the plot waveform, the output for a square wave input is a triangle waveform.
However, the closed loop gain is supposed to be 0.5 because of the ratio Cs/Cf, but my output results to have a gain of 250. Could anyone help me fix...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
