Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The physical compiler folder contains .pdb and .plib files and not GDS.
If I got only the front end view of the files, how can I at least simulate schematic cells in virtuoso having those std cells?
Hi all,
I got access to the TSMC 65nm PDK. However, my tech lib provider didn't provide CDK for using standard cell libs in Virtuoso. They just gave other types of std cell files that can be used in other tools than Virtuoso like SOC Encounter, RTL Compiler, etc. The std cell files I have now...
Hello, I am designing a voice compression circuit and i use Tc7109 12-bit resolution adc in my circuit, the problem is there is no simulation model for this adc in multisim, orcad, or even proteus. How can I simulate this adc chip?
Thanks for your concern.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
