Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
So I want to see what are the input patterns of the design which has an output of stuck at 1 at the output named 'outtt' of my behavioral verilog code (of course which I later synthesized)...what should be the appropriate commands for tetramax for this? :?:
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
