Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi everyone,
I am a beginner in the hardware programming and I wrote an application for fpga where the simulation run perfectly but when I try to implement it I get first a warning in the Synthesize process "More than 100% of Device resources are used" and then the map process fail with this...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
