Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
If the following steps are needed in the design flow using Synopsys synthesis tools. What's the order of the steps?
1. Initial synthesis to get a primary netlist.
2. Initial placing and routing to get the net delay imformation.
3. Back annotation and generating wire load model.
4. Detail...
I am reading the book "Reuse Methodology Manual for SOC Designs". It is mentioned in the book that a RESET signal needs a buffer tree just like the clock signal does. I think the RESET does need a buffer tree. But how? Did anyone have done the "RESET tree synthesis" or something like this in...
I am working with Design Compiler and Apollo now for back-end design.
Now I am following the design flow described in the "Floorplan Manager User Guide" of SOLD.
1. After initial P&R, I want to generate custom wire load model in DC. I have already
1) set "compile_create_wire_load_table" to...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
