Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi guys
might seem stupid, but I don't know, when my design includes SVT, LVT and HVT devices, if corners should be like [(TT,FS,SF,FF,SS)*(SVT,LVT,HVT)*(Temp1,Temp2)] or like [(TT,FS,SF,FF,SS)*(Temp1,Temp2) (in which devices in each process include SVT, LVT and HVT, e.g. in SS corner all...
Thanks for your reply.
Yes, I suppose so. but I have nothing to do with initialization. I am stuck with doing a simultaneous dc&tran optimization.
Thanks anyway.
Hi there
I was wondering if there would be any ways of doing dc and tran optimizations simultaneously. Briefly speaking, I can get dc to perform optimization on W and L of my gate's transistors to have it run properly according my required area and noise characteristics but at the same time I...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
