Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all
I have problem with my MDAC.
I have designed a fully differential opamp with UGB=680MHz, DC gain=67db, PM=61 deg, input common-mode voltage = 0.75v but the output common mode voltage =0.5v .This opamp is designed for a pipelined ADC and is used in the MDAC. The signal CM is also 0.5...
Hi all
I have also problem with my MDAC.
I have designed a fully differential opamp with UGB=680MHz, DC gain=67db, PM=61 deg, input common-mode voltage = 0.75v but the output common mode voltage =0.5v .This opamp is designed for a pipelined ADC and is used in the MDAC. The signal CM is also...
thank you, I have tested your idea before. the SHA works properly with an ideal opamp.
Added after 1 hours 44 minutes:
Can anybody help me how to solve the problem? I really don't know what to do ?
Hi all
I have designed a fully differential opamp with UGB=680MHz, DC gain=67db, PM=61 deg, input common-mode voltage = 0.75v but the output common mode voltage =0.5v .This opamp is designed for a pipelined ADC and is used in the MDAC. The signal CM is also 0.5 volt
The problem is that this...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
