Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am trying to design an edge-triggered d-flip flop using transmission gates. The circuit is as shown in the image
I want it to operate at the rising edge of the clock. When i simulate it, the output sometimes follows the input at the falling edge of the clock although I want it to work only at...
SAR ADC asynchronous logic
I am trying to implement the asynchronous logic for the SAR ADC but I cannot fully grasp its concept. Can anyone help explaining it to me?
Can anyone explain to me the concept of the asynchronous sar logic. I have seen it in many papers but cannot fully understand how it works.
The first image is the finite state machine of a one bit asynchronous logic and the second image is a block diagram of the asynchronous sar logic...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
