Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hello ,
I'm Mohamed Reda, a student in communication engineering
I'm working on a graduation project (LTE Physical Layer using VHDL)
I have a problem when I generate IP CORE for IFFT/FFT to link them to Mapper / Demapper. each time I simulate the program the output is zero and doesn't change...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.