Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Mohamed_Sheha

  1. M

    I need urgent help about LTE Pysical Layer with VHDL

    hello , I'm Mohamed Reda, a student in communication engineering I'm working on a graduation project (LTE Physical Layer using VHDL) I have a problem when I generate IP CORE for IFFT/FFT to link them to Mapper / Demapper. each time I simulate the program the output is zero and doesn't change...

Part and Inventory Search

Back
Top