Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Formal verification should be done in different levels.
(1) System Level --> It depends on how the Designers write there system level design, you can use MATLAB code if they use MATLAB. You can use SystemC if the designers uses SystemC better uses VERA as this supported from synopsys to...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
