Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all,
Any one can help me, How can I measure the global buffer access (bigger than 100KB) , in design compiler both for rd/wr?
(I already have Artisan register file generator 65nm )
here is the image of a similar work that i read in a paper.
https://imgur.com/xjurwhP
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
