Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by mnouraldin

  1. M

    ldo buffer design issue, pls help

    If your using Cadence and doing STB analysis, check the gain margin, if it is less than 10dB then this maybe the cause of the oscillations
  2. M

    recommend specific analog books

    I think this books may help PLL Performance, Simulation, and Design - 3rd Edition. Phase Locked Loops 6th edition: Design, Simulation, and Applications. Phase-Locked Loop Circuit Design.

Part and Inventory Search

Back
Top