Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello all!
As a part of project, I'm doing PCI Express simulations where topology looks like:
PCB1 (Intel)>---->connectors&cable>------>PCB2--->CEM--->Gfx card (TI).
The graphics card uses PCI Express generation 1, single lane (x1), so that what we will be using.
I'm doing this simulations...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
