Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by mjoyner

  1. M

    [SOLVED] routing with metal layers over MOS

    typically true for metal 1 & metal 2. parasitic extract and sim to ok/verify metal 3 and higher
  2. M

    meaning of "metal options"

    in my 15 years of laying out cmos imagers the convention has always been Metal option - BEOL configurations, metal layers, special metal only caps, copper top metal, etc. Metal change only- partial mask set, rev'ing the database and appropriate masks

Part and Inventory Search

Back
Top