Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
pll hspice kvco
It seems that the VCO gain is not low, and the linearity is not very good. This is not good for PLL system, and also the phase noise performance will not easy to control.
L-C Oscillator
Hi Vijay,
Most of the RF design book will talk about the L-C osillator, since it has a high Q solution, the phase noise performance will be much better.
Iven
I means the series parasitic inductance of the transmit line.
I want use it to test the Vdd noise on wafer, and I hope the parasitic inductance can reduce to less than 20nH.
I have a question puzzled me for long times. because I have to test the high frequency noise on wafer, but unfortunatly the power and signal line which conect wafer and equipment have large inductence nearly 100nH, how can I reduce this impact?
and another question is my rf output noise signal...
zeros and poles transfer circuit
I think maybe too see the zeros and poles by some simulation tool is easy,but if you want to caculate them by hand,it's hard
This question have puzzled me for long times.
for Switching Regulators (DC-DC converters) ,some times we only know the error amplyfier's bandwidth,because it's linear,that's easy to simulate and test.But for other models from PWM to output driver,they are working in switched mode not linear...
Re: CMFB loop stability
I also want to know how to define de loop gain and loop phase of the CMFB and VFMB loop.In LDO loop,It's easy to do AC simulation to see the loop gain and pahse margin;but when the system becoms to switch mode ,how can we do?need to simulate the control to output delay?
mixed signal IC?
Intel have little experence in analog ic,so if Ti want to win intel in the digital consume area, the mixed-signal IC is a very important thing to fight with Intel.
Computer Case Fan
I have designed a cpu fan driver IC,the output waveform is just a square wave ，it only indicate the speed of the fan,the cpu and motherboard don't control fan's speed by this pin.
to egemini:
I see the message is old,but I'm designing TEA
5757 now, can you email me some design documents to me?
thanks a lot ,best regards!
my email is minahua@sina.com
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
