Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello,
Thanks for ur valuable reply,,
but wat is drv..?
nd i tried to rerun the detail route then DRC violation increased so now what to do to resolve both the violation DRC and LVS..[In ICC tool]
After Routing step nd DRC problem [synopsys toll]
Hello All,
what are the checks after Rounting...?
and how to resolve the DRC violation afetr routing...?
Hello All,
Pls Help me..
How to decide clock skew nd latancy during Clock Tree Synthesis..?
How to meet setup timing in ic compiler from synopsis at CTS stage..??
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
