Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I wonder that what's the difference between ideal clock & non-ideal clock(generate by osc).
I heard that ideal clock may make us ignore some effect which using non-ideal clock would appear,but I'm not sure the reason and what the effect is.
Hope someone know this can anwser this question...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
