Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by mhytr

  1. M

    which is better mcu design and SOC design in video area?

    Someone said that mcu design is more difficult.An engineer is capable of doing mcu design will of course be capable of doing SOC design in video area.Is that true?
  2. M

    how is mcu dpartment of freescale in China?

    :)
  3. M

    where can i find documents about DFM tools of synopsys

    manuals of DFM tools can not be found in SOLD
  4. M

    where can i find documents about DFM tools of synopsys

    I searched in google ,but there are little
  5. M

    how to determine the minium frequency of a circuit?

    I am asking frequency about ASIC
  6. M

    how to determine the minium frequency of a circuit?

    thanks! Maxium frequency is easier to determine.
  7. M

    How to make a 2/3 clock freq division?

    For example,generate a 40Mhz clock form a 60Mhz clock.
  8. M

    A question about functional coverage

    For instance,a 16 bit multiplier is designed.It is impossible to test all possible inputs and its outputs.Then,when we do verification how can we say this mulitiplier's function is right?
  9. M

    How to transfer a pulse from clock1 domain to clock2 domain?

    Re: How to transfer a pulse from clock1 domain to clock2 dom the problem is that the width of the pulse to be transfered is much smaller than 1/2 *T
  10. M

    How to transfer a pulse from clock1 domain to clock2 domain?

    The pulse width is smaller than 1/2*T of clock1.
  11. M

    set_clock_skew command in DC

    Is "set_clock_skew" still used in DC? I found the following comment in a EDA forum" "set_clock_skew is a outdated command now, set_clock_skew -uncertainty has been replaced by set_clock_uncertainty set_clock_skew -propagated has been replaced by set_propagated_clock. Is that comment true?I...
  12. M

    what is the advantage of PT's timing analyasis ability?

    pre-layout mode in primetime compared to Design compiler's
  13. M

    what is the 0.18um means in the "taped out in .18um pro

    wether the length or the width of the MOSFET is 0.18um? Added after 33 minutes: another question I synthesized one of my designs,and i am trying to calculate the gate count. The DC reported the total area of my design. I also synthesized a NAND gate ,the reported area is 7.53.And a NOT...
  14. M

    how to simulate this filter?

    The coefficients of this signal is controlled by a variable parameter,the coefficients are calculated according to the parameter everytime and then the output is produced using the updated coefficients. The question is how to simulate this kind of filter,for i can not define a transfer function...
  15. M

    Why carry lookahead adder (CLA) is used instead of Ladner-Fischer adder (LFA)?

    I read one paper today,and Ladner-Fischer adder(LFA) is said to be the fast adder in this paper.But it seems that carry lookahead adder(CLA) is more frequently used for high speed application.And in this paper the data presents that LFA is faster than CLA,and also cost smaller gates than CLA. If...

Part and Inventory Search

Back
Top