Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Designing a DLL done in CS inverter with symmetric load for 32 phases. Frequency input range is 100Mhz to 208Mhz.
Locking is not occurring as delay is remaining constant. Also, duty cycle is reducing in each stage as negative edge is not delaying fast as positive edge.
Design done in Cadence...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
