Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
What's the way to generate the code as ASCII??
I have UART module from asic-world that recives byte and sends a byte... This byte is sent bit at time..
The module:
//-----------------------------------------------------
// Design Name : uart
// File Name : uart.v
// Function : Simple...
Yeah i understand these diference... Inside that block is a code i would like to do just once... So i used this posedge thing
I would also like to ask this...
I have a program that receive data over UART... UART i capable to transfer only 8bits of data.. Including 2 stop bits ..
My main...
Also i have a question about for loop synthesis... I found all kinds of opinions about for loop..
Someone said that for loop can be synthesized only if using @( clk )
My code:
always @ (posedge mem_full) begin
for( i=0; i<SIZE; i=i+1 )
begin
out = out*mem[SIZE]+mem[i];
end...
This is just program for test module... There are many mistakes and i needs to be optimized..
But my question was... Is the while loop parallel with the internal signal...
Or, while loop finish first, than signal generate
Thanks again!
Hi,
do you know how to correctly implement this:
I would like to do something in while loop.. After that i would like to generate internal signal that the while loop has finished... So, my question is, are these two operations parallel, or while loop first finish, and after that signal...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
